

10002217

6/22/08

6032268

P1	6,144,327	11-07-2000	Distinti et al.				
Q1	6,161,199	12-12-2000	Szelo et al.				
R1	6,185,522	02-06-2001	Bakker				
S1	6,202,044	03-13-2001	Tzori				
T1	6,223,144	04-24-2001	Barnett				
U1	6,223,272	04-24-2001	Coehlo et al.				
V1	6,289,300	09-11-2001	Brannick et al.				
W1	6,298,320	10-02-2001	Buckmaster et al.				
X1	6,302,268	02-29-2000	Swoboda et al.				
Y1	6,347,395	02-12-2002	Payne et al.				
Z1	6,356,862	03-12-2002	Bailey				
A2	6,366,878	04-02-2002	Grunert				
B2	6,374,370	04-16-2002	Bockhaus et al.				
C2	6,385,742	05-07-2002	Kirsh et al.				
D2	6,460,172	10-01-2002	Insenser Farre et al.				
E2	6,466,898	10-15-2002	Chan				
F2	6,487,700	11-26-2002	Fukushima				
G2	6,516,428	02-04-2003	Wenzel et al.				
H2	6,564,179	05-13-2003	Belhaj				
I2	6,581,191	06-17-2003	Schubert et al.				
J2	6,618,854	09-09-2003	Mann				
K2	6,718,294	04-06-2004	Bortfeld				
L2	6,810,442	10-24-2004	Lin et al.				
M2	6,816,544	11-09-2004	Bailey et al.				
N2	6,829,727	12-07-2004	Pawloski				
O2	6,922,821	07-26-2005	Nemecek				
P2	6,957,180	10-18-2005	Nemecek				
Q2	6,967,960	11-22-2005	Bross et al.				
R2	7,076,420	07-11-2006	Snyder et al.				
S2	7,089,175	08-08-2006	Nemecek et al.				
T2	7,099,818	08-29-2006	Nemecek, Craig				
U2	7,162,410	01-09-2007	Nemecek et al.				
V2	7,236,921	06-26-2007	Nemecek et al.				

## Foreign Patent or Published Foreign Patent Application

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation Yes	No
	W2							

## Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	X2	Dahl, et al.; "Emulation of the Sparcle Microprocessor with the MIT Virtual Wires Emulation System"; 1994, IEEE; pages 14-22
	Y2	Bauer et al.; "A Reconfigurable Logic Machine for Fast Event-Driven Simulation"; 1998; Design Automation Conference Proceedings; pages 668-671
	Z2	Bursky; "FPGA Combines Multiple Interfaces and Logic"; Electronic Design; Vol. 48 No. 20; pages 74-78; October 2, 2000
	A3	Anonymous; "Warp Nine Engineering- the IEEE 1284 Experts- F/Port Product Sheet"; undated web page found at <a href="http://www.fapo.com/fport.htm">http://www.fapo.com/fport.htm</a>
	B3	Anonymous; "F/Port: Fast Parallel Port for the PC: Installation Manual: Release 7.1"; circa 1997; available for download from <a href="http://www.fapo.com/fport.htm">http://www.fapo.com/fport.htm</a>
	C3	Nam et al.; "Fast Development of Source-Level Debugging System Using Hardware Emulation"; IEEE 2000; pages 40-404